Han Digital Career Site

Search Jobs

	0 Functional Areas selected select all \| select none \| close
Location :	Experience :	Search

Search

SKILL Jobs

Prev1Next

View Job

Refer

Apply

Senior Layout Engineer, Semiconductor MNC,(7-9yrs) : Bangalore

Senior Layout Engineer, Semiconductor MNC,(7-9yrs) : Bangalore

~ Responsible for completing manual custom layouts which meet timing, power, noise and electro migration requirements. ~ Schematic driven placement and routing of custom macros, run Physical Design tools to generate the layout in Cadence Design Environment (Virtuoso XL). ~ Run all necessary...

Updated: 2012-Apr-02 12:16 PM

Industry: SemiconductorRole: Senior Layout Engineer

Experience Level: 7.0 to 9.0 yrsLocation: Bangalore (India)

Employer: Semiconductor MNC

Keywords: Digital Custom Layout Design layout verification Cadence Virtuoso cadence skill programming

View Job

Refer

Apply

Looking for Senior Layout Design Engineer (7-9 yrs) : Bangalore for Leading Semiconductor MNC

Looking for Senior Layout Design Engineer (7-9 yrs) : Bangalore for Leading Semiconductor MNC

VLSI circuit layout using industry leading tools, in particular CADENCE Virtuoso XL. Familiar with custom layout, layout verification methodologies, and design for yield and manufacturability. Familiar with Cadence routing tools such as IC Craftsman is a plus. Ability to write CADENCE “SKILL”...

Updated: 2012-Mar-30 10:51 AM

Industry: SemiconductorRole: Senior Layout Engineer

Experience Level: 7.0 to 9.0 yrsLocation: (India)

Employer: Semiconductor MNC

Keywords: Custom Layout Design layout verification Cadence Virtuoso cadence skill programming

View Job

Refer

Apply

Physical Design Methodology, STA / Physical Design Tool Development, Semiconductor MNC, Bangalore

Physical Design Methodology, STA / Physical Design Tool Development, Semiconductor MNC, Bangalore

Physical Design Methodology Engineer: Need a physical design and verification savvy engineer to do electronic design automation tools qualification and development for high-speed microprocessor flows . Should have good experience with semicustom clock and power planning, hierarchical and ...

Updated: 2011-Jul-07 02:08 PM

Industry: SemiconductorRole: Physical Design Methodology , STA / Physical Design Tool Development

Experience Level: 3.0 to 10.0 yrsLocation: Bangalore (India)

Keywords: flowmethodologySKILLTCL PerledafloorplansplacementroutingDRCLVScc++Algorithm

Prev1Next

Did not find relevant jobs?

Follow us on

Related Jobs: