Physical Design Jobs Jobs - Find the most exclusive Physical Design Jobs in India

Refer

Apply

Physical Design Engineer / Lead, Semiconductor MNC, Bangalore

Physical Design - Requirement 1: --------- ----------- ------------ ** Candidate will be responsible for sizing, physical design, timing closure and physical verification of very high speed digital IP blocks and testchip in sub 45nm technologies ** Deliver the PD closed IP / testchip in a...

Updated: 2011-Jul-07 02:08 PM

Industry: SemiconductorRole: Physical Design Engineer / Lead

Experience Level: 3.0 to 14.0 yrsLocation: Bangalore (India)

Keywords: placeroutePhysical DesignFloor planningDRCLVS

View Job

Refer

Apply

Sr. Physical Design Engineers

Candidate will be responsible for sizing, physical design, timing closure and physical verification of very high speed digital IP blocks. Deliver the PD closed IP / testchip in a very tight schedule with high quality Work with digital/ Analog / layout designers across various global sites, to...

Updated: 2012-May-17 04:19 PM

Industry: SemiconductorRole: Sr. Physical Design Engineer

Experience Level: 5.0 to 10.0 yrsLocation: (India)

Employer: Client of Han Digital Solution

Keywords: Physical Design Timing closure analysis hands on experience with industry standard tools Expert in tool usage to optimize the placement resolving congestion clock expansion wiring issues

View Job

Refer

Apply

Hiring "Physical Design Engineer/Lead", Client of Han Digital Solution (7 -12yrs) : Bangalore

~Looking for professionals with hands on Physical Design experience ( ASICs, ASPs, Processors ). The ~Job involves handling high performance unit level integration for processor chip. ~Responsibilities include, floorplanning, planning signal wires, pushing the data into lower level macros, ...

Updated: 2012-May-03 11:33 AM

Industry: SemiconductorRole: Physical Design Engineer/Lead

Experience Level: 7.0 to 12.0 yrsLocation: Bangalore (India)

Employer: Client of Han Digital Solution

Keywords: Floorplanning Place & Route Design Power analysis DRC Timing Closure Layout & Logic Design

View Job

Refer

Apply

Urgent opening for "Senior Physical Design Engineer (5+ yrs) : Bangalore"

~ Looking for professionals with hands on Physical Design experience ( ASICs, ASPs, Processors ). ~ The Job involves handling high performance unit level integration for processor chip. ~Responsibilities include, floorplanning, planning signal wires, pushing the data into lower level macros, ...

Updated: 2012-Apr-02 03:53 PM

Industry: Hardware, SemiconductorRole: Senior Physical Design Engineer

Experience Level: 5.0 to 12.0 yrsLocation: (India)

Employer: Semiconductor MNC

Keywords: floorplanning Place n Route timing closure physical verification power analysis signal issues

View Job

Refer

Apply

Device /Compact Modeling Engineer/Lead/Manager, Semiconductor MNC, Bangalore

~ Manage and lead a strong technical team to effectively ~ Develop compact models for FETs and passive devices like diodes, resistors, inductors , capacitors ~ Design Test sites and define test programs for RF/DC Characterization ~ Work closely with globally integrated team of device modelers,...

Updated: 2012-Mar-30 11:01 AM

Industry: SemiconductorRole: Device /Compact Modeling Engineer/Lead/Manager

Experience Level: 5.0 to 12.0 yrsLocation: Bangalore (India)

Employer: Semiconductor MNC

Keywords: RF Design VLSI Circuit Design Charaterisation Semiconductor Device Physics

View Job

Refer

Apply

Physical Design Methodology, STA / Physical Design Tool Development, Semiconductor MNC, Bangalore

Physical Design Methodology Engineer: Need a physical design and verification savvy engineer to do electronic design automation tools qualification and development for high-speed microprocessor flows . Should have good experience with semicustom clock and power planning, hierarchical and ...

Updated: 2011-Jul-07 02:08 PM

Industry: SemiconductorRole: Physical Design Methodology , STA / Physical Design Tool Development

Experience Level: 3.0 to 10.0 yrsLocation: Bangalore (India)

Keywords: flowmethodologySKILLTCL PerledafloorplansplacementroutingDRCLVScc++Algorithm

View Job

Refer

Apply

Floorplanning, Timing, Asic, Physical Design Engineers/ Leads, Fortune 50 Company, Bangalore

Joining Location: Bangalore Experience: 3~12 Yrs

Updated: 2012-Mar-25 10:10 AM

Role: Physical Design Engineers/ Leads

Experience Level: 3.0 to 12.0 yrsLocation: Bangalore (India)

Keywords: Floorplanning Timing Asic

View Job

Refer

Apply

IO Circuit design Engineer with Semiconductor MNC, Bangalore

Candidate will be responsible for circuit design and verification of various IO's including high speed IOs, DDR IOs Work on digital/ Analog / layout. Must have strong analog circuit design knowledge and hands on experience in transistor level design, layout and design closure. hands on...

Updated: 2011-Jul-07 02:32 PM

Industry: SemiconductorRole: IO Circuit design

Experience Level: 3.0 to 8.0 yrsLocation: Bangalore (India)

Keywords: Circuit design

View Job

Refer

Apply

Circuit Design Engineer/lead, Semiconductor MNC(6+yrs):Bangalore

~ Candidate will be responsible for circuit verification design of high speed SerDes IP blocks. ~ Deliver the layout closed IP / testchip in a tight schedule with high quality ~ Work with digital/ Analog / layout designers across various global sites, to integrate the IP block

Updated: 2012-Apr-06 03:36 PM

Industry: SemiconductorRole: Circuit Design Engineer/lead

Experience Level: 6.0 to 12.0 yrsLocation: (India)

Employer: Semiconductor MNC

Keywords: Circuit Design analog analog macros spec-GDS amplifier Voltage regulator PLL

View Job

Refer

Apply

Looking for Senior Layout Design Engineer (7-9 yrs) : Bangalore for Leading Semiconductor MNC

VLSI circuit layout using industry leading tools, in particular CADENCE Virtuoso XL. Familiar with custom layout, layout verification methodologies, and design for yield and manufacturability. Familiar with Cadence routing tools such as IC Craftsman is a plus. Ability to write CADENCE “SKILL”...

Updated: 2012-Mar-30 10:51 AM

Industry: SemiconductorRole: Senior Layout Engineer

Experience Level: 7.0 to 9.0 yrsLocation: (India)

Employer: Semiconductor MNC

Keywords: Custom Layout Design layout verification Cadence Virtuoso cadence skill programming

View Job

Refer

Apply

maximo, java, Integration, Functional Consultant, Fortune 50 company

Joining location: Bangalore, Pune Experience: 4 - 9 Yrs

Updated: 2011-Jul-06 10:02 AM

Industry: IT Products, IT ServicesRole: Functional Consultant

Experience Level: 4.0 to 9.0 yrsLocation: (India)

Employer: Fortune 50 company

Keywords: maximo java Integration design

View Job

Refer

Apply

Datastage Integration Architect, Client of Han Digital Solution, Bangalore Mumbai Pune Hyderabad New Delhi / NCR Chennai

- Evaluate RFP’s and respond with DI solution that includes Business, Software and Hardware solution - Lead DI Solution conceptualization, architecture, development and demonstration of solutions - Responsible for Presales of DI Solutions - Design, Develop and Demonstrate DI PoCs

Updated: 2012-May-14 10:38 AM

Industry: IT ServicesRole: Datastage Integration Architect

Experience Level: 8.0 to 15.0 yrsLocation: Bangalore Mumbai Pune Hyderabad New Delhi / NCR Chennai (India)

Employer: Client of Han Digital Solution

Keywords: design DataStage Integration

View Job

Refer

Apply

Principal Engineer (C++), Fortune 50 Company

Position : Principal Engineer (C++) Years of Experience : 10Yrs+ Location : Bangalore This person will be a Principal Engineer on the Database Catalog Services product. The person working closely DB engine component owners shall lead the team to strategize, design implement API, services,...

Updated: 2012-Mar-06 05:15 PM

Industry: IT ProductsRole: Principal Engineer (C++)

Experience Level: 9.5 to 15.0 yrsLocation: (India)

Keywords: C++ Design metadata Architecture API RDBMS

View Job

Refer

Apply

DFT Manager Jobs in Bangalore

Looking for Candidates with Relevant DFT experience And Good Experience in Leading and Managing Teams With Excellent problem solving skills Excellent communication and teamwork skills and good English is required.

Updated: 2012-May-13 01:31 PM

Industry: SemiconductorRole: DFT Manager

Experience Level: 8.0 to 12.0 yrsLocation: (India)

Employer: Client of Han Digital Solution

Keywords: DFT Design For test ATPG BIST Scan Insertion Stuck At

View Job

Refer

Apply

DFT Lead Jobs in Bangalore

~ Looking for Candidates with Relevant DFT experience ~ Generate Tester Manufacturing Data for ASICs / Processors with a focus on generating patterns for transition faults and stuck faults. ~ Run simulations to verify that patterns will work ~ Knowledge/experience of transition faults and...

Updated: 2012-May-13 01:24 PM

Industry: SemiconductorRole: DFT Lead

Experience Level: 7.0 to 12.0 yrsLocation: (India)

Employer: Client of Han Digital Solution

Keywords: DFT Design For test ATPG BIST Scan Insertion Stuck At

View Job

Refer

Apply

Opportunity with a Leading Client for Oracle Identity Manager in Bangalore

CA identity manager design, development, customization exp-mandatory (Also having admin+developer exp is considered) Java/J2EE exp – preferred LDAP, PKI, SSSL, JNDI, RSA BSAFE exp - preferred

Updated: 2012-Feb-28 05:28 PM

Industry: IT ServicesRole: Oracle Identity Manager

Experience Level: 5.0 to 9.0 yrsLocation: Bangalore (India)

Keywords: Design Development Customisation Java J2EE LDAP PKI SSL JNDI RSA BSAFE

View Job

Refer

Apply

Opening for C++ Developer, Client of Han Digital Solution, chennai/bangalore

Perform high quality software analysis, design, development, testing and maintenance for the client’s core technology platform Be part of the l Risk Product development to Implement new tools and features using C++ and Java in Apache/Linux environment. Enhance and maintain existing product...

Updated: 2012-May-17 04:04 PM

Industry: IT ProductsRole: C++ Developer

Experience Level: 3.0 to 15.0 yrsLocation: chennai/bangalore (India)

Employer: Client of Han Digital Solution

Keywords: C++ UNIX Datastructure design pattern

View Job

Refer

Apply

First Line Manager for Memory Design with Semiconductor MNC, Bangalore

People and Project manager for a group of 15-20 development engineers working on high end Memory Compilers Custom Memories across various process technologies. Position includes all people management tasks like managing organizational issues, ramping and retaining a team, motivating employees,...

Updated: 2012-Jan-03 12:38 PM

Industry: SemiconductorRole: First Line Manager

Experience Level: 9.0 to 15.0 yrsLocation: Bangalore (India)

Keywords: Circuit SRAM Memory Layout

View Job

Refer

Apply

Performance Modeling Engineers/Leads, Semiconductor MNC (5-10yrs), Bangalore

~ To Lead and Deliver a complete end to end function including the Architecture, design, verification, software tools and documentation for hardware performance monitoring and analysis features.

Updated: 2012-Mar-30 11:16 AM

Industry: SemiconductorRole: Performance Modeling Engineers/Leads

Experience Level: 5.0 to 10.0 yrsLocation: Bangalore (India)

Employer: Semiconductor MNC

Keywords: Microarchitecture Power Processor Cache Memory Design C/C++ Perl/Python memory management

View Job

Refer

Apply

Principal Engineer (Core Java), Fortune 50 Company, Bangalore

Position: Principal Engineer (Core Java) Experience : 8 -15 years Location: Bangalore This person will be a Senior Developer leading product development and support for JDBC Driver for Database Servers.8+yrs experience in the Industry with expertise in design and development using Java The...

Updated: 2012-Mar-06 05:34 PM

Industry: IT ProductsRole: Principal Engineer (Core Java)

Experience Level: 8.0 to 15.0 yrsLocation: Bangalore (India)

	0 Functional Areas selected select all \| select none \| close
Location :	Experience :	Search

Physical Design Jobs

Keywords: placeroutePhysical DesignFloor planningDRCLVS

Keywords: Physical Design Timing closure analysis hands on experience with industry standard tools Expert in tool usage to optimize the placement resolving congestion clock expansion wiring issues

Keywords: Floorplanning Place & Route Design Power analysis DRC Timing Closure Layout & Logic Design

Keywords: floorplanning Place n Route timing closure physical verification power analysis signal issues

Keywords: RF Design VLSI Circuit Design Charaterisation Semiconductor Device Physics

Keywords: flowmethodologySKILLTCL PerledafloorplansplacementroutingDRCLVScc++Algorithm

Keywords: Floorplanning Timing Asic

Keywords: Circuit design

Keywords: Circuit Design analog analog macros spec-GDS amplifier Voltage regulator PLL

Keywords: Custom Layout Design layout verification Cadence Virtuoso cadence skill programming

Keywords: maximo java Integration design

Keywords: design DataStage Integration

Keywords: C++ Design metadata Architecture API RDBMS

Keywords: DFT Design For test ATPG BIST Scan Insertion Stuck At

Keywords: DFT Design For test ATPG BIST Scan Insertion Stuck At

Keywords: Design Development Customisation Java J2EE LDAP PKI SSL JNDI RSA BSAFE

Keywords: C++ UNIX Datastructure design pattern

Keywords: Circuit SRAM Memory Layout

Keywords: Microarchitecture Power Processor Cache Memory Design C/C++ Perl/Python memory management

Keywords: Java JDK Multi Threading Design Driver API